In this second RISC-V article I talk about its interrupt and exception system and about SiFive‘s FE310G, the first commercial silicon implementation of a RISC-V. For more information on RISC-V instructions and registers, take a look at my previous article:
FE310G: an open source RISC-V microcontroller – Interrupt System
